


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	75V
$R_{DS(on)} (MAX.)$	13m Ω
I_D	80A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_C = 25\text{ }^{\circ}\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 30	V
Continuous Drain Current	$T_C = 25\text{ }^{\circ}\text{C}$	I_D	80	A
	$T_C = 100\text{ }^{\circ}\text{C}$		55	
Pulsed Drain Current ¹		I_{DM}	200	
Avalanche Current		I_{AS}	40	mJ
Avalanche Energy	$L = 0.5\text{mH}, I_D = 40\text{A}, R_G = 25\Omega$	E_{AS}	400	
Repetitive Avalanche Energy ²	$L = 0.1\text{mH}$	E_{AR}	80	
Power Dissipation	$T_C = 25\text{ }^{\circ}\text{C}$	P_D	78	W
	$T_C = 100\text{ }^{\circ}\text{C}$		31	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		1.6	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS (T_c = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	75			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.5	2.5	4.0	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±30V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V			1	μA
		V _{DS} = 50V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	80			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 30A		10.5	13	mΩ
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 30A		38		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		3368		pF
Output Capacitance	C _{oss}			327		
Reverse Transfer Capacitance	C _{rss}			286		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		2.0		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 40V, V _{GS} = 10V, I _D = 30A		42		nC
Gate-Source Charge ^{1,2}	Q _{gs}			19		
Gate-Drain Charge ^{1,2}	Q _{gd}			17		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 40V, I _D = 1A, V _{GS} = 10V, R _{GS} = 6Ω		25		nS
Rise Time ^{1,2}	t _r			200		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			100		
Fall Time ^{1,2}	t _f			120		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I _S				80	A
Pulsed Current ³	I _{SM}				200	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.3	V
Reverse Recovery Time	t _{rr}	I _F = 25A, dI _F /dt = 100A / μS		120		nS
Reverse Recovery Charge	Q _{rr}			380		nC


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB13N08GF for TO-220F



Outline Drawing



Dimension in mm

Dimension	A	A1	b	b1	c	c2	E	L1	L2	L3	L4	ø	e	f	g
Min.	4.20	1.95	0.65	0.90	0.55	2.50	9.70	3.20	6.90	15.70	13.50	3.00	2.35	1.30	3.40
Max.	4.80	2.85	1.05	1.50	0.80	3.10	10.30	3.80	7.50	16.30	14.50	3.40	2.75	1.90	3.80

TYPICAL CHARACTERISTICS

