



N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	250V
$R_{DS(on)}$ (MAX.)	0.22Ω
I_D	18A

UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free


ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	±30	V
Continuous Drain Current	$T_c = 25^\circ C$	I_D	18	A
	$T_c = 100^\circ C$		8	
Pulsed Drain Current ¹		I_{DM}	45	
Avalanche Current		I_{AS}	10	
Avalanche Energy	$L = 1mH, I_D=10A, R_G=25\Omega$	E_{AS}	50	mJ
Repetitive Avalanche Energy ²	$L = 0.5mH$	E_{AR}	25	
Power Dissipation	$T_c = 25^\circ C$	P_D	38	W
	$T_c = 100^\circ C$		15	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{θJC}$	3.3	3.3	°C / W
Junction-to-Ambient	$R_{θJA}$		65	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 10\text{mA}$	250			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	2.0	3.7	4.5	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 30\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 200\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
		$V_{\text{DS}} = 200\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 10\text{V}$	18			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10\text{V}, I_D = 9\text{A}$		0.19	0.22	Ω
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 10\text{V}, I_D = 9\text{A}$		18		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 25\text{V}, f = 1\text{MHz}$		3740		pF
Output Capacitance	C_{oss}			127		
Reverse Transfer Capacitance	C_{rss}			72		
Gate Resistance	R_g	$V_{\text{GS}} = 15\text{mV}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		1.7		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = 200\text{V}, V_{\text{GS}} = 10\text{V}, I_D = 2.2\text{A}$		53		nC
Gate-Source Charge ^{1,2}	Q_{gs}			13		
Gate-Drain Charge ^{1,2}	Q_{gd}			20		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 125\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 10\text{V}, R_G = 6\Omega$		30		nS
Rise Time ^{1,2}	t_r			200		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			75		
Fall Time ^{1,2}	t_f			120		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				18	A
Pulsed Current ³	I_{SM}				72	
Forward Voltage ¹	V_{SD}	$I_F = I_s, V_{\text{GS}} = 0\text{V}$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 4.4\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		200		nS
Reverse Recovery Charge	Q_{rr}				1.2	μC

¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.³Pulse width limited by maximum junction temperature.


Ordering & Marking

Information:

Device Name: LB0N25GF for TO-220F



Outline Drawing



Dimension in mm

Dimension	A	A1	b	b1	c	c2	E	L1	L2	L3	L4	ϕ	e	f	g
Min.	4.20	1.95	0.50	0.90	0.45	2.34	9.70	2.70	6.48	14.80	12.68	3.00	2.35	1.18	3.13
Max.	4.90	2.96	1.05	1.50	0.80	3.20	10.66	3.80	7.50	16.30	14.50	3.50	2.75	1.90	4.00

TYPICAL CHARACTERISTICS

