



N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	80V
$R_{DS(on)}(\text{MAX.})$	65m Ω
I_D	15A



UIS, 100% Tested

Pb-Free Lead Plating & Halogen Free


ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_c = 25^\circ\text{C}$	I_D	15	A
	$T_c = 100^\circ\text{C}$		10	
Pulsed Drain Current ¹		I_{DM}	60	
Avalanche Current		I_{AS}	23	
Avalanche Energy	$L = 0.1\text{mH}, I_D=23\text{A}, R_G=25\Omega$	E_{AS}	27	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	13	
Power Dissipation	$T_c = 25^\circ\text{C}$	P_D	39	W
	$T_c = 100^\circ\text{C}$		15	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	3.2	50	°C / W
Junction-to-Ambient ³	$R_{\theta JA}$			

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0V, I_D = 250\mu\text{A}$	80			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	1.0	1.7	3.0	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0V, V_{\text{GS}} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 64V, V_{\text{GS}} = 0V$			1	μA
		$V_{\text{DS}} = 60V, V_{\text{GS}} = 0V, T_j = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 5V, V_{\text{GS}} = 10V$	15			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10V, I_D = 15\text{A}$		55	65	$\text{m}\Omega$
		$V_{\text{GS}} = 5V, I_D = 10\text{A}$		68	85	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5V, I_D = 15\text{A}$		12		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0V, V_{\text{DS}} = 30V, f = 1\text{MHz}$		1110		pF
Output Capacitance	C_{oss}			60		
Reverse Transfer Capacitance	C_{rss}			51		
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = 40V, V_{\text{GS}} = 10V, I_D = 15\text{A}$		15		nC
Gate-Source Charge ^{1,2}	Q_{gs}			1.7		
Gate-Drain Charge ^{1,2}	Q_{gd}			4.1		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 40V, I_D = 1\text{A}, V_{\text{GS}} = 10V, R_{\text{GS}} = 6\Omega$		10		nS
Rise Time ^{1,2}	t_r			8		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			18		
Fall Time ^{1,2}	t_f			6		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s	$I_F = I_s, V_{\text{GS}} = 0V$			15	A
Pulsed Current ³	I_{SM}				60	
Forward Voltage ¹	V_{SD}	$I_F = I_s, V_{\text{GS}} = 0V$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 10\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		120		nS
Reverse Recovery Charge	Q_{rr}			500		



¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB70N08E for IPAK (TO-251)


Outline Drawing


Dimension in mm

Dimension	A	A1	B	B2	C	D	D2	D3	E	E2	H	L	L1	P
Min.	2.18	0.89	0.63	0.76	0.46	5.97	6.86	3.2	6.35	4.95	10.06	0.89		
Nom.	2.29		0.76			6.10		3.3	6.60				1.05	2.29
Max.	2.39	1.14	0.85	1.05	0.61	6.22	7.49	3.4	6.73	5.46	10.89	1.27		

TYPICAL CHARACTERISTICS
