



N & P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH	P-CH
BV_{DSS}	25V	-25V
$R_{DS(on)} (MAX.)$	20m Ω	60m Ω
I_D	15A	-10A



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
Gate-Source Voltage		V _{GS}	N-CH	P-CH	V
			±20	±20	
Continuous Drain Current	T _C = 25 °C	I _D	15	-10	A
	T _C = 100 °C		10	-6.5	
Pulsed Drain Current ¹		I _{DM}	60	-40	
Power Dissipation	T _C = 25 °C	P _D	21		W
	T _C = 100 °C		8.3		
Operating Junction & Storage Temperature Range		T _J , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		6	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		90	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS (T_c = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT	
			MIN	TYP	MAX		
STATIC							
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA V _{GS} = 0V, I _D = -250μA	N-CH	25			V
			P-CH	-25			
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA V _{DS} = V _{GS} , I _D = -250μA	N-CH	1	1.7	3	
			P-CH	-0.7	-1.3	-2	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V V _{DS} = 0V, V _{GS} = ±20V	N-CH			±100	nA
			P-CH			±100	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20V, V _{GS} = 0V V _{DS} = -20V, V _{GS} = 0V	N-CH			1	μA
			P-CH			-1	
		V _{DS} = 20V, V _{GS} = 0V, T _J = 125 °C V _{DS} = -20V, V _{GS} = 0V, T _J = 125 °C	N-CH			25	
			P-CH			-25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 10V V _{DS} = -5V, V _{GS} = -10V	N-CH	15			A
			P-CH	-10			
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 15A V _{GS} = -10V, I _D = -10A	N-CH		15.5	20	mΩ
			P-CH		48	60	
		V _{GS} = 5V, I _D = 10A V _{GS} = -5V, I _D = -8A	N-CH		23	30	
			P-CH		60	80	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 15A V _{DS} = -5V, I _D = -10A	N-CH		15		S
			P-CH		16		
DYNAMIC							
Input Capacitance	C _{iss}	N-CH V _{GS} = 0V, V _{DS} = 15V, f = 1MHz P-CH V _{GS} = 0V, V _{DS} = -15V, f = 1MHz	N-CH		520		pF
Output Capacitance	C _{oss}		P-CH		520		
			N-CH		88		
Reverse Transfer Capacitance	C _{rss}		P-CH		82		
			N-CH		62		
			P-CH		61		

Total Gate Charge ^{1,2}	Q _g	N-CH V _{DS} = 15V, V _{GS} = 10V, I _D = 15A P-CH V _{DS} = -15V, V _{GS} = -10V, I _D = -10A	N-CH		11.5		nC
Gate-Source Charge ^{1,2}	Q _{gs}		P-CH		8.6		
Gate-Drain Charge ^{1,2}	Q _{gd}		N-CH		1.6		
			P-CH		1.4		
			N-CH		2.8		
			P-CH		1.8		
Turn-On Delay Time ^{1,2}	t _{d(on)}	N-CH V _{DS} = 15V, I _D = 15A, V _{GS} = 10V, R _{GS} = 12.7Ω P-CH V _{DS} = -15V, I _D = -10A, V _{GS} = -10V, R _{GS} = 6Ω	N-CH		11		nS
Rise Time ^{1,2}	t _r		P-CH		5.5		
			N-CH		16		
Turn-Off Delay Time ^{1,2}	t _{d(off)}		P-CH		10		
			N-CH		36		
Fall Time ^{1,2}	t _f		P-CH		18		
			N-CH		20		
			P-CH		15		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)							
Continuous Current	I _S		N-CH			2.3	A
			P-CH			-2.3	
Pulsed Current ³	I _{SM}		N-CH			9.2	
			P-CH			-9.2	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V	N-CH			1.3	V
			P-CH			-1.3	


¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB60C03D for DPAK (TO-252)




Outline Drawing














Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	1.10	0.30	0.55	0.40	0.40	5.30	6.70	2.20	6.30	4.80	9.20	1.30	0.90	0.50	0.00	1.17
Max.	2.50	1.30	0.70	0.75	0.80	0.60	5.70	7.30	3.00	6.70	5.45	10.15	1.70	1.50	1.10	0.30	1.37

Footprint



N-Channel





P-Channel

