



N & P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH	P-CH
BV_{DSS}	20V	-20V
$R_{DS(on)} (MAX.)$	45m Ω	100m Ω
I_D	4.8A	-3.4A



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
Gate-Source Voltage		V _{GS}	N-CH	P-CH	V
			±12	±12	
Continuous Drain Current	T _A = 25 °C	I _D	4.8	-3.4	A
	T _A = 70 °C		3.8	-2.7	
Pulsed Drain Current ¹		I _{DM}	19.2	-13.6	
Power Dissipation	T _A = 25 °C	P _D	1.9		W
	T _A = 70 °C		1.2		
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		15	$^\circ\text{C} / \text{W}$
Junction-to-Ambient ³	$R_{\theta JA}$		65	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

³65 $^\circ\text{C} / \text{W}$ when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$ $V_{GS} = 0V, I_D = -250\mu A$	N-CH	20		V
			P-CH	-20		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$ $V_{DS} = V_{GS}, I_D = -250\mu A$	N-CH	0.4	0.75	1.2
			P-CH	-0.3	-0.75	-1.2
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 12V$ $V_{DS} = 0V, V_{GS} = \pm 12V$	N-CH			± 100
			P-CH			± 100
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16V, V_{GS} = 0V$ $V_{DS} = -16V, V_{GS} = 0V$	N-CH			1
			P-CH			-1
		$V_{DS} = 16V, V_{GS} = 0V, T_J = 125\text{ }^{\circ}C$ $V_{DS} = -16V, V_{GS} = 0V, T_J = 125\text{ }^{\circ}C$	N-CH			10
			P-CH			-10
On-State Drain Current ¹	$I_{D(ON)}$	$V_{DS} = 5V, V_{GS} = 4.5V$ $V_{DS} = -5V, V_{GS} = -4.5V$	N-CH	4.8		A
			P-CH	-3.4		
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 3.5A$ $V_{GS} = -4.5V, I_D = -3A$	N-CH		36	45
			P-CH		83	100
		$V_{GS} = 2.5V, I_D = 2A$ $V_{GS} = -2.5V, I_D = -2A$	N-CH		43	60
			P-CH		110	135
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 3.5A$ $V_{DS} = -5V, I_D = -3A$	N-CH		5	S
			P-CH		4.5	
DYNAMIC						
Input Capacitance	C_{iss}	N-CH $V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$ P-CH $V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$	N-CH		355	pF
Output Capacitance	C_{oss}		P-CH		420	
			N-CH		56	
			P-CH		56	
			Reverse Transfer Capacitance	C_{rss}	N-CH	
P-CH			42			







Total Gate Charge ^{1,2}	Q _g	N-CH V _{DS} = 10V, V _{GS} = 4.5V, I _D = 5A P-CH V _{DS} = -10V, V _{GS} = -4.5V, I _D = -3A	N-CH		4.6		nC
Gate-Source Charge ^{1,2}	Q _{gs}		P-CH		5.4		
Gate-Drain Charge ^{1,2}	Q _{gd}		N-CH		0.66		
			P-CH		0.75		
			N-CH		1.5		
			P-CH		1.3		
Turn-On Delay Time ^{1,2}	t _{d(on)}	N-CH V _{DS} = 10V, I _D = 1A, V _{GS} = 4.5V, R _{GS} = 6Ω	N-CH		8		nS
Rise Time ^{1,2}	t _r		P-CH		10		
			N-CH		10		
			P-CH		20		
Turn-Off Delay Time ^{1,2}	t _{d(off)}	P-CH V _{DS} = -10V, I _D = -1A, V _{GS} = -4.5V, R _{GS} = 6Ω	N-CH		20		
			P-CH		15		
Fall Time ^{1,2}	t _f		N-CH		15		
			P-CH		12		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)							
Continuous Current	I _S		N-CH			2	A
			P-CH			-2	
Pulsed Current ³	I _{SM}		N-CH			8	
			P-CH			-8	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V	N-CH			1.3	V
			P-CH			-1.3	






¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






N-Channel






P-Channel






Ordering & Marking Information:

Device Name: LB50C02A for EDFN 2 x 2



Outline Drawing



Dimension in mm

Dimension	A	A1	A2	A3	b	D	E	D2	E2	e	H	K	L	M
Min.	0.70	0.00	0.50	0.20 REF	0.25	1.90	1.90	0.76	0.55	0.55	0.20 REF	0.17	0.25	0.25
Max.	0.80	0.05	0.60		0.35	2.10	2.10	0.96	0.75	0.75		0.37	0.35	0.45

Recommended minimum pads

