



Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	20V
$R_{DS(on)}$ (MAX.)	$20m\Omega$
I_D	8A


Pb-Free Lead Plating & Halogen Free
ESD Protection

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain Current	$T_A = 25^\circ C$	I_D	8	A
	$T_A = 70^\circ C$		6.5	
Pulsed Drain Current ¹		I_{DM}	40	
Power Dissipation	$T_A = 25^\circ C$	P_D	2.1	W
	$T_A = 70^\circ C$		1.3	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Ambient ³ ($t \leq 10s$)	R_{0JA}		60	°C / W
Junction-to-Ambient ³	R_{0JA}		105	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$
³The value of R_{0JA} is measured with the device mounted on a 1 in² pad of 2 oz copper.


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	20			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	0.4	0.75	1.2	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 12V$			± 10	μA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16V, V_{GS} = 0V$			1	μA
		$V_{DS} = 16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 4.5V$	10			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 4.5V, I_D = 6A$		15	20	$\text{m}\Omega$
		$V_{GS} = 2.5V, I_D = 5.5A$		18	24	
		$V_{GS} = 1.8V, I_D = 5A$		29	39	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 6A$		12		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 10V, f = 1\text{MHz}$		941		pF
Output Capacitance	C_{oss}			136		
Reverse Transfer Capacitance	C_{rss}			122		
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = 10V, V_{GS} = 4.5V, I_D = 6A$		11.5		nC
Gate-Source Charge ^{1,2}	Q_{gs}			1.2		
Gate-Drain Charge ^{1,2}	Q_{gd}			3.9		
Turn-On Delay Time ^{1,2}	$t_{d(\text{on})}$	$V_{DS} = 10V, I_D = 1A, V_{GS} = 4.5V, R_{GS} = 6\Omega$		10		nS
Rise Time ^{1,2}	t_r			15		
Turn-Off Delay Time ^{1,2}	$t_{d(\text{off})}$			40		
Fall Time ^{1,2}	t_f			18		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				2	A
Pulsed Current ³	I_{SM}				8	
Forward Voltage ¹	V_{SD}	$I_F = 6A, V_{GS} = 0V$		0.78	1.1	V


¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB20N02BD for EDFN 3 x 3




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	E	E1	e	L	L1	θ_1
Min.	0.70	0	0.24	0.08					0.20	0	0°
Typ.	0.80		0.30	0.152	2.90	2.80	2.30	0.65	0.375		10°
Max.	0.90	0.05	0.35	0.25					0.45	0.10	12°

Recommended minimum pads



TYPICAL CHARACTERISTICS

