



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	75V
R _{DS(on)} (MAX.)	9mΩ
I _D	103A



UIS, R_g 100% Tested

Pb-Free Lead Plating



ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±30	V
Continuous Drain Current	T _C = 25 °C	I _D	103	A
	T _C = 100 °C		80	
Pulsed Drain Current ¹		I _{DM}	200	
Avalanche Current		I _{AS}	68	mJ
Avalanche Energy	L = 0.3mH, I _D =60A, R _G =25Ω	E _{AS}	540	
Repetitive Avalanche Energy ²	L = 0.1mH	E _{AR}	180	
Power Dissipation	T _C = 25 °C	P _D	223	W
	T _C = 100 °C		89	
Operating Junction & Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		0.56	°C / W
Junction-to-Ambient	R _{θJA}		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS (T_c = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	75			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	3.0	4.0	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±30V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V			1	μA
		V _{DS} = 50V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	103			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 30A		7.5	9	mΩ
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 30A		40		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 40V, f = 1MHz		2760		pF
Output Capacitance	C _{oss}			288		
Reverse Transfer Capacitance	C _{rss}			49		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		2.8		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 40V, V _{GS} = 10V, I _D = 30A		37		nC
Gate-Source Charge ^{1,2}	Q _{gs}			15		
Gate-Drain Charge ^{1,2}	Q _{gd}			10		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 40V, I _D = 1A, V _{GS} = 10V, R _{GS} = 6Ω		25		nS
Rise Time ^{1,2}	t _r			100		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			100		
Fall Time ^{1,2}	t _f			120		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I _S				103	A
Pulsed Current ³	I _{SM}				200	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.3	V
Reverse Recovery Time	t _{rr}	I _F = 25A, dI _F /dt = 100A / μS		130		nS
Reverse Recovery Charge	Q _{rr}			400		nC


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






**Ordering & Marking
Information:**

Device Name: LB09N08G for TO-220




TYPICAL CHARACTERISTICS





Outline Drawing



Dimension in mm

Dimension	A	b	b1	c	c2	E	L1	L2	L3	L4	ϕ	e	f	g	h
Min.	4.20	0.70	0.90	0.30	1.10	9.80	2.55	6.10	14.80	13.50	3.40	2.35	1.30	3.40	2.40
Max.	4.80	1.10	1.50	0.70	1.50	10.50	2.85	6.50	15.40	14.50	3.80	2.75	1.90	3.80	3.00