



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH-Q1	N-CH-Q2
BV _{DSS}	40V	40V
R _{DS(on)} (MAX.)	17.5mΩ	8.8mΩ
I _D	7.4A	10.5A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
			Q1	Q2	
Gate-Source Voltage		V _{GS}	±20	±20	V
Continuous Drain Current	T _A = 25 °C	I _D	7.4	10.5	A
	T _A = 70 °C		5.6	8.4	
Pulsed Drain Current ¹		I _{DM}	30	42	
Avalanche Current		I _{AS}	7.5	10.5	
Avalanche Energy	L = 0.1mH, R _G =25Ω	E _{AS}	2.8	5.5	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	1.4	2.7	
Power Dissipation	T _A = 25 °C	P _D	2		W
	T _A = 100 °C		0.8		
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		25	°C / W
Junction-to-Ambient ³	R _{θJA}		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³62.5°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	Q1	40		V
			Q2	40		
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	Q1	1	1.7	3
			Q2	1	1.7	3
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	Q1			±100
			Q2			±100
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 32V, V _{GS} = 0V	Q1			1
			Q2			1
		V _{DS} = 30V, V _{GS} = 0V, T _J = 125 °C	Q1			25
			Q2			25
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	Q1	7.4		A
			Q2	10.5		
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 6A	Q1		15.5	17.5
		V _{GS} = 10V, I _D = 10A	Q2		8.0	8.8
		V _{GS} = 4.5V, I _D = 4A	Q1		22	32
		V _{GS} = 4.5V, I _D = 8A	Q2		11	15
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 6A	Q1		15	S
		V _{DS} = 5V, I _D = 10A	Q2		18	
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 20V, f = 1MHz	Q1		707	pF
			Q2		1962	
Output Capacitance	C _{OSS}		Q1		98	
			Q2		245	
Reverse Transfer Capacitance	C _{rSS}		Q1		81	
			Q2		225	
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz	Q1		1.5	Ω
			Q2		1.4	

Total Gate Charge ^{1,2}	Q _g (V _{GS} =10V)	Q1 V _{DD} = 20V, V _{GS} = 10V, I _D = 6A Q2 V _{DD} = 20V, V _{GS} = 10V, I _D = 10A	Q1		18		nC
			Q2		47		
	Q1			10			
	Q2			24			
Gate-Source Charge ^{1,2}	Q _{gs}			Q1		2.4	
				Q2		6.8	
Gate-Drain Charge ^{1,2}	Q _{gd}			Q1		6.0	
				Q2		16	
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DD} = 20V, I _D = 1A, V _{GS} = 10V, R _{GS} = 2.7Ω	Q1		6		nS
			Q2		10		
Rise Time ^{1,2}	t _r		Q1		10		
			Q2		18		
Turn-Off Delay Time ^{1,2}	t _{d(off)}		Q1		18		
			Q2		20		
Fall Time ^{1,2}	t _f		Q1		12		
			Q2		15		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)							
Continuous Current	I _S		Q1			7.5	A
			Q2			10.5	
Pulsed Current ³	I _{SM}		Q1			30	
			Q2			42	
Forward Voltage ¹	V _{SD}	I _F = 6A, V _{GS} = 0V I _F = 10A, V _{GS} = 0V	Q1			1.3	V
			Q2			1.3	
Reverse Recovery Time	t _{rr}	Q1 I _F = 6A, dI _F /dt = 100A / μS	Q1		18		nS
			Q2		22		
Reverse Recovery Charge	Q _{rr}	Q2 I _F = 10A, dI _F /dt = 100A / μS	Q1		5		nC
			Q2		6		


¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB08N04HP for SOP-8









Outline Drawing








Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°

Q1 TYPICAL CHARACTERISTICS





Q2 TYPICAL CHARACTERISTICS

