



N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	40V
$R_{DS(on)}$ (MAX.)	$28m\Omega$
I_D	12A

UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free


ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_c = 25^\circ C$	I_D	12	A
	$T_c = 100^\circ C$		9	
Pulsed Drain Current ¹		I_{DM}	48	
Avalanche Current		I_{AS}	8	
Avalanche Energy	$L = 0.1mH, I_D=8A, R_G=25\Omega$	E_{AS}	3.2	mJ
Repetitive Avalanche Energy ²	$L = 0.05mH$	E_{AR}	1.6	
Power Dissipation	$T_c = 25^\circ C$	P_D	21	W
	$T_c = 100^\circ C$		8.3	
Power Dissipation	$T_A = 25^\circ C$	P_D	2.5	W
	$T_A = 100^\circ C$		1	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	6	50	°C / W
Junction-to-Ambient ³	$R_{\theta JA}$			

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$
³50°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	40			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.5	2.3	3.2	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 32V, V_{GS} = 0V$			1	μA
		$V_{DS} = 30V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	12			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 8A$		24	28	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 5A$		38	45	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 8A$		19		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 20V, f = 1\text{MHz}$		527		pF
Output Capacitance	C_{oss}			81		
Reverse Transfer Capacitance	C_{rss}			59		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		2.5		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = 20V, V_{GS} = 10V, I_D = 8A$		13.7		nC
Gate-Source Charge ^{1,2}	Q_{gs}			2.1		
Gate-Drain Charge ^{1,2}	Q_{gd}			4.2		
Turn-On Delay Time ^{1,2}	$t_{d(\text{on})}$	$V_{DS} = 20V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		10		nS
Rise Time ^{1,2}	t_r			8.5		
Turn-Off Delay Time ^{1,2}	$t_{d(\text{off})}$			13		
Fall Time ^{1,2}	t_f			15		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_S	$I_F = I_S, V_{GS} = 0V$			2.3	A
Pulsed Current ³	I_{SM}				9.2	
Forward Voltage ¹	V_{SD}				1.2	
Reverse Recovery Time	t_{rr}			15		
Reverse Recovery Charge	Q_{rr}			8		

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB35N04B for EDFN 3 x 3




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	E	E1	E2	E3	e	L	L1	Θ1
Min.	0.70	0	0.24	0.10	2.95	2.25	3.15	2.95	1.65			0.30		0°
Typ.	0.80		0.30	0.152	3.00	2.35	3.20	3.00	1.75	0.575	0.65	0.40	0.13	10°
Max.	0.90	0.05	0.37	0.25	3.15	2.45	3.40	3.15	1.96			0.50		12°

Recommended minimum pads



TYPICAL CHARACTERISTICS

