



Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	30V
R _{DS(on)} (MAX.)	17mΩ
I _D	16A



UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current	T _C = 25 °C	I _D	16	A
	T _C = 100 °C		10	
Pulsed Drain Current ¹		I _{DM}	64	
Avalanche Current		I _{AS}	16	mJ
Avalanche Energy	L = 0.1mH, I _D =10A, R _G =25Ω	E _{AS}	5	
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	2.5	
Power Dissipation	T _C = 25 °C	P _D	25	W
	T _C = 100 °C		10	
Operating Junction & Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C

100% UIS testing in condition of V_D=15V, L=0.1mH, V_G=10V, I_L=10A, Rated V_{DS}=30V N-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		5	°C / W
Junction-to-Ambient ³	R _{θJA}		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³62.5°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_c = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1	1.5	3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 24V, V _{GS} = 0V			1	μA
		V _{DS} = 20V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	10			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 16A		14.5	17	mΩ
		V _{GS} = 4.5V, I _D = 10A		21	26	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 16A		18		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		597		pF
Output Capacitance	C _{OSS}			111		
Reverse Transfer Capacitance	C _{rss}			96		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		2.0		Ω
Total Gate Charge ^{1,2}	Q _g (V _{GS} =10V)	V _{DS} = 15V, V _{GS} = 10V, I _D = 16A		14		nC
	Q _g (V _{GS} =4.5V)			7.8		
Gate-Source Charge ^{1,2}	Q _{gs}			1.8		
Gate-Drain Charge ^{1,2}	Q _{gd}			4.7		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 15V, I _D = 1A, V _{GS} = 10V, R _{GS} = 6Ω		10		nS
Rise Time ^{1,2}	t _r			15		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			35		
Fall Time ^{1,2}	t _f			20		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I _S				16	A
Pulsed Current ³	I _{SM}				64	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.2	V
Reverse Recovery Time	t _{rr}	I _F = I _S , dI _F /dt = 100A / μS		50		nS
Peak Reverse Recovery Current	I _{RM(REC)}			30		A
Reverse Recovery Charge	Q _{rr}			2		nC


¹Pulse test : Pulse Width $\leq 300\mu$ sec, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction

temperature. **Ordering & Marking Information:**

Device Name: LB17N03CD for EDFN 5 x 6



Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	L2	L3	M
Min.	0.85	0.00	0.30	0.15			0.5						0.45	0			0°
Typ.	0.95		0.40	0.2	5.2	4.35	0.6	5.55	6.05	3.82	3.946	1.27	0.55		0.68	0.3	
Max.	1.00	0.05	0.50	0.25			0.75						0.65	0.15			10°

Recommended minimum pads

