



Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	30V
$R_{DS(on)}$ (MAX.)	17m Ω
I_D	16A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free


ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_c = 25^\circ\text{C}$	I_D	16	A
	$T_c = 100^\circ\text{C}$		10	
Pulsed Drain Current ¹		I_{DM}	64	
Avalanche Current		I_{AS}	16	
Avalanche Energy	$L = 0.1\text{mH}, I_D=10\text{A}, R_G=25\Omega$	E_{AS}	5	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	2.5	
Power Dissipation	$T_c = 25^\circ\text{C}$	P_D	25	W
	$T_c = 100^\circ\text{C}$		10	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

100% UIS testing in condition of $V_D=15\text{V}$, $L=0.1\text{mH}$, $V_G=10\text{V}$, $I_L=10\text{A}$, Rated $V_{DS}=30\text{V}$ N-CH
THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	5	62.5	°C / W
Junction-to-Ambient ³	$R_{\theta JA}$			

¹Pulse width limited by maximum junction temperature.²Duty cycle $\leq 1\%$ ³62.5°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1	1.5	3	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 24V, V_{GS} = 0V$			1	μA
		$V_{DS} = 20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	10			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 16A$		14.5	17	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 10A$		21	26	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 16A$		18		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 15V, f = 1\text{MHz}$		597		pF
Output Capacitance	C_{oss}			111		
Reverse Transfer Capacitance	C_{rss}			96		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		2.0		Ω
Total Gate Charge ^{1,2}	$Q_g(V_{GS}=10V)$	$V_{DS} = 15V, V_{GS} = 10V, I_D = 16A$		14		nC
	$Q_g(V_{GS}=4.5V)$			7.8		
Gate-Source Charge ^{1,2}	Q_{gs}			1.8		
Gate-Drain Charge ^{1,2}	Q_{gd}			4.7		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = 15V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		10		ns
Rise Time ^{1,2}	t_r			15		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$			35		
Fall Time ^{1,2}	t_f			20		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_S	$I_F = I_S, V_{GS} = 0V$			16	A
Pulsed Current ³	I_{SM}				64	
Forward Voltage ¹	V_{SD}				1.2	
Reverse Recovery Time	t_{rr}			50		
Peak Reverse Recovery Current	$I_{RM(\text{REC})}$			30		
Reverse Recovery Charge	Q_{rr}			2		


¹Pulse test : Pulse Width $\leq 300\mu$ sec, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction

Ordering & Marking Information: temperature.

Device Name: LB17N03CD for EDFN 5 x 6



Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	L2	L3	M
Min.	0.85	0.00	0.30	0.15			0.5					0.45	0				0°
Typ.	0.95		0.40	0.2	5.2	4.35	0.6	5.55	6.05	3.82	3.946	1.27	0.55		0.68	0.3	
Max.	1.00	0.05	0.50	0.25			0.75					0.65	0.15				10°

Recommended minimum pads

