



N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	60V
$R_{DS(on)}$ (MAX.)	16m Ω
I_D	42A

UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free


ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_c = 25^\circ\text{C}$	I_D	42	A
	$T_c = 100^\circ\text{C}$		26	
Pulsed Drain Current ¹		I_{DM}	100	
Avalanche Current		I_{AS}	20	
Avalanche Energy	$L = 0.1\text{mH}, I_D=20\text{A}, R_G=25\Omega$	E_{AS}	20	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	10	
Power Dissipation	$T_c = 25^\circ\text{C}$	P_D	50	W
	$T_c = 100^\circ\text{C}$		20	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	2.5	2.5	°C / W
Junction-to-Ambient	$R_{\theta JA}$		62	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	60			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.2	1.8	3.2	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 48V, V_{GS} = 0V$			1	μA
		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 10V$	25			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 20A$		13	16	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 15A$		19	25	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 20A$		25		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 25V, f = 1\text{MHz}$		2460		pF
Output Capacitance	C_{oss}			171		
Reverse Transfer Capacitance	C_{rss}			157		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		2.0		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = 30V, V_{GS} = 10V, I_D = 20A$		55		nC
Gate-Source Charge ^{1,2}	Q_{gs}			6.4		
Gate-Drain Charge ^{1,2}	Q_{gd}			15		
Turn-On Delay Time ^{1,2}	$t_{d(\text{on})}$	$V_{DS} = 30V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		20		nS
Rise Time ^{1,2}	t_r			15		
Turn-Off Delay Time ^{1,2}	$t_{d(\text{off})}$			50		
Fall Time ^{1,2}	t_f			25		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_S				25	A
Pulsed Current ³	I_{SM}				100	
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 25A, dI_F/dt = 100A / \mu\text{s}$		60		nS
Reverse Recovery Charge	Q_{rr}			42		

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






Ordering & Marking Information:

Device Name: LB16N06C for EDFN 5 x 6




TYPICAL CHARACTERISTICS





Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

