




N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	20V
R _{DS(on)} (MAX.)	14.8mΩ
I _D	8A



Bottom View



UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±12	V
Continuous Drain Current	T _A = 25 °C	I _D	8	A
	T _A = 70 °C		6.2	
Pulsed Drain Current ¹		I _{DM}	32	
Avalanche Current		I _{AS}	10	mJ
Avalanche Energy	L = 0.1mH, I _D =10A, R _G =25Ω	E _{AS}	5	
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	2.5	
Power Dissipation	T _A = 25 °C	P _D	2.08	W
	T _A = 70 °C		1.33	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		12	°C / W
Junction-to-Ambient ³	R _{θJA}		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³60°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_j = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	20			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	0.4	0.75	1.2	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±12V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 16V, V _{GS} = 0V			1	μA
		V _{DS} = 16V, V _{GS} = 0V, T _J = 125 °C			10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 4.5V	8			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 4.5V, I _D = 8A		13	14.8	mΩ
		V _{GS} = 2.5V, I _D = 5A		19	23	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 8A		9		S
DYNAMIC						
Input Capacitance	C _{iSS}	V _{GS} = 0V, V _{DS} = 10V, f = 1MHz		1192		pF
Output Capacitance	C _{oSS}			203		
Reverse Transfer Capacitance	C _{rSS}			174		
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 10V, V _{GS} = 4.5V, I _D = 8A		14.2		nC
Gate-Source Charge ^{1,2}	Q _{gs}			1.8		
Gate-Drain Charge ^{1,2}	Q _{gd}			5		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 10V, I _D = 1A, V _{GS} = 4.5V, R _{GS} = 6Ω		15		nS
Rise Time ^{1,2}	t _r			18		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			35		
Fall Time ^{1,2}	t _f			20		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I _S				8	A
Pulsed Current ³	I _{SM}				32	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.2	V


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB14N02A for EDFN 2 x 2




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	e	F	f	K1	K2	L	K3	K4	K5
Min.	0.50	0.00	0.25		1.9	1.0	0.13	1.9	1.1	0.65				0.306	0.10	0.2	0.10	0.27	0.17
Typ.		0.02	0.30	0.1	2.0	1.1	0.25	2.0	1.2	0.75	0.65	0.15	45°	0.356	0.15	0.25	0.15		0.22
Max.	0.65	0.05	0.35		2.1	1.2	0.35	2.1	1.3	0.88				0.406	0.20	0.3	0.20		0.27

Recommended minimum pads



TYPICAL CHARACTERISTICS

