



N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	100V
$R_{DS(on)}$ (MAX.)	220m Ω
I_D	7A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free


ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_c = 25^\circ C$	I_D	7	A
	$T_c = 100^\circ C$		5	
Pulsed Drain Current ¹		I_{DM}	28	
Avalanche Current		I_{AS}	5	
Avalanche Energy	$L = 0.1mH, I_D=5A, RG=25\Omega$	E_{AS}	1.25	mJ
Repetitive Avalanche Energy ²	$L = 0.05mH$	E_{AR}	0.625	
Power Dissipation	$T_c = 25^\circ C$	P_D	25	W
	$T_c = 100^\circ C$		10	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	5	62.5	°C / W
Junction-to-Ambient	$R_{\theta JA}$			

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	100			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.0	1.5	3.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 80V, V_{GS} = 0V$			1	μA
		$V_{DS} = 70V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	7			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 2.5\text{A}$		185	220	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 1.5\text{A}$		215	260	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 2\text{A}$		4		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 50V, f = 1\text{MHz}$		858		pF
Output Capacitance	C_{oss}			37		
Reverse Transfer Capacitance	C_{rss}			27		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		2.0		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = 80V, V_{GS} = 10V, I_D = 2.5\text{A}$		14.3		nC
Gate-Source Charge ^{1,2}	Q_{gs}			2.9		
Gate-Drain Charge ^{1,2}	Q_{gd}			3.4		
Turn-On Delay Time ^{1,2}	$t_{d(\text{on})}$	$V_{DS} = 50V, I_D = 1\text{A}, V_{GS} = 10V, R_{GS} = 6\Omega$		20		nS
Rise Time ^{1,2}	t_r			30		
Turn-Off Delay Time ^{1,2}	$t_{d(\text{off})}$			36		
Fall Time ^{1,2}	t_f			30		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				7	A
Pulsed Current ³	I_{SM}				28	
Forward Voltage ¹	V_{SD}	$I_F = I_s, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 2.5\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		50		nS
Reverse Recovery Charge	Q_{rr}			90		

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






Ordering & Marking Information:

Device Name: LB0N10D for DPAK (TO-252)




TYPICAL CHARACTERISTICS





Outline Drawing



Dimension in mm

Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	0.95	0.30	0.40	0.60	0.40	5.30	6.70	2.20	6.40	4.80	9.20	0.89	0.90	0.50	0.00	2.10
Max.	2.50	1.30	0.85	0.94	1.00	0.60	6.20	7.30	3.00	6.70	5.45	10.15	1.70	1.65	1.10	0.30	2.50

Footprint

