



N-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	15V
$R_{DS(on)}$ (MAX.)	7mΩ
I_D	65A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free


ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	±8	V
Continuous Drain Current	$T_C = 25^\circ C$	I_D	65	A
	$T_C = 100^\circ C$		41	
Pulsed Drain Current ¹		I_{DM}	160	
Avalanche Current		I_{AS}	35	
Avalanche Energy	$L = 0.1mH, I_D=35A, R_G=25\Omega$	E_{AS}	61.25	mJ
Power Dissipation	$T_C = 25^\circ C$	P_D	50	W
	$T_C = 100^\circ C$		20	
Operating Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	°C

100% UIS testing in condition of $V_D=15V$, $L=0.1mH$, $V_G=10V$, $I_L=20A$, Rated $V_{DS}=15V$ N-CH
THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	2.5	75	°C / W
Junction-to-Ambient ³	$R_{\theta JA}$			

¹Pulse width limited by maximum junction temperature.²Duty cycle ≤ 1%³75°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	15			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	0.35	0.6	0.9	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 8\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 12\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
		$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			10	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 5\text{V}, V_{\text{GS}} = 4.5\text{V}$	65			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 18\text{A}$		5.8	7	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 15\text{A}$		6.5	8	
		$V_{\text{GS}} = 1.8\text{V}, I_D = 10\text{A}$		7.5	10	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5\text{V}, I_D = 18\text{A}$		22		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 10\text{V}, f = 1\text{MHz}$		2091		pF
Output Capacitance	C_{oss}			250		
Reverse Transfer Capacitance	C_{rss}			172		
Gate Resistance	R_g	$V_{\text{GS}} = 15\text{mV}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		1.8		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 4.5\text{V}, I_D = 18\text{A}$		19		nC
Gate-Source Charge ^{1,2}	Q_{gs}			2.3		
Gate-Drain Charge ^{1,2}	Q_{gd}			4		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 10\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GS}} = 6\Omega$		10		nS
Rise Time ^{1,2}	t_r			15		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			50		
Fall Time ^{1,2}	t_f			18		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				65	A
Forward Voltage ¹	V_{SD}	$I_F = I_s, V_{\text{GS}} = 0\text{V}$			1.3	V
Reverse Recovery Time	t_{rr}			30		nS
Reverse Recovery Charge	Q_{rr}			20		nC

¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






Ordering & Marking Information:

Device Name: LB07N02D for DPAK (TO-252)




TYPICAL CHARACTERISTICS





Outline Drawing



Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	0.95	0.30	0.40	0.60	0.40	5.30	6.70	2.20	6.40	4.80	9.20	0.89	0.90	0.50	0.00	2.10
Max.	2.50	1.30	0.85	0.94	1.00	0.60	6.20	7.30	3.00	6.70	5.45	10.15	1.70	1.65	1.10	0.30	2.50

Footprint

