



P-Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

BV_{DSS}	-20V
$R_{DS(on)}$ (MAX.)	90m Ω
I_D	-10A


Pb-Free Lead Plating & Halogen Free

ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain Current	$T_c = 25^\circ\text{C}$	I_D	-10	A
	$T_c = 100^\circ\text{C}$		-6.5	
Pulsed Drain Current ¹		I_{DM}	-40	
Power Dissipation	$T_c = 25^\circ\text{C}$	P_D	25	W
	$T_c = 100^\circ\text{C}$		10	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		5	°C / W
Junction-to-Ambient	$R_{\theta JA}$		110	

¹Pulse width limited by maximum junction temperature.







²Duty cycle $\leq 1\%$






ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-20			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-0.3	-0.75	-1.2	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 12\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-25	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -4.5\text{V}$	-10			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -4.5\text{V}, I_D = -6\text{A}$		72	90	$\text{m}\Omega$
		$V_{\text{GS}} = -2.5\text{V}, I_D = -3\text{A}$		120	150	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -5\text{A}$		4.5		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -10\text{V}, f = 1\text{MHz}$		382		pF
Output Capacitance	C_{oss}			70		
Reverse Transfer Capacitance	C_{rss}			60		
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = -10\text{V}, V_{\text{GS}} = -4.5\text{V}, I_D = -6\text{A}$		7.2		nC
Gate-Source Charge ^{1,2}	Q_{gs}			1.2		
Gate-Drain Charge ^{1,2}	Q_{gd}			2.3		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -10\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -4.5\text{V}, R_{\text{GS}} = 6\Omega$		10		nS
Rise Time ^{1,2}	t_r			20		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			15		
Fall Time ^{1,2}	t_f			12		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				-10	A
Pulsed Current ³	I_{SM}				-40	
Forward Voltage ¹	V_{SD}	$I_F = I_s, V_{\text{GS}} = 0\text{V}$			1.3	V

¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.³Pulse width limited by maximum junction temperature.


TYPICAL CHARACTERISTICS






Ordering & Marking Information:

Device Name: LB90P02D for DPAK (TO-252)



Outline Drawing



Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	0.95	0.30	0.40	0.60	0.40	5.30	6.70	2.20	6.40	4.80	9.20	0.89	0.90	0.50	0.00	2.10
Max.	2.50	1.30	0.85	0.94	1.00	0.60	6.20	7.30	3.00	6.70	5.45	10.15	1.70	1.65	1.10	0.30	2.50

Footprint

