



**P-Channel Logic Level Enhancement Mode Field Effect Transistor**
**Product Summary:**

$BV_{DSS}$	-60V
$R_{DS(on)}$ (MAX.)	150m $\Omega$
$I_D$	-2.4A


**Pb-Free Lead Plating & Halogen Free**

**ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNIT
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	-2.4	A
		-1.5	
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	-9.6	
Power Dissipation	$P_D$	1.47	W
		0.94	
Operating Junction & Storage Temperature Range	$T_j, T_{stg}$	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$	18	85	°C / W
Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$			

<sup>1</sup>Pulse width limited by maximum junction temperature.







<sup>2</sup>Duty cycle  $\leq 1\%$ 
<sup>3</sup>85°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.






**ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-60			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	-1.7	-3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -48V, V_{GS} = 0V$			-1	$\mu\text{A}$
		$V_{DS} = -40V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			-25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-2.4			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = -10V, I_D = -2.4\text{A}$		125	150	$\text{m}\Omega$
		$V_{GS} = -4.5V, I_D = -2.0\text{A}$		160	200	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -5V, I_D = -2\text{A}$		3		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -30V, f = 1\text{MHz}$		1032		$\text{pF}$
Output Capacitance	$C_{oss}$			66		
Reverse Transfer Capacitance	$C_{rss}$			48		
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = -10V, V_{GS} = -10V, I_D = -2\text{A}$		12.3		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			1.6		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			2.4		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = -10V, I_D = -1\text{A}, V_{GS} = -10V, R_{GS} = 6\Omega$		12		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			20		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			20		
Fall Time <sup>1,2</sup>	$t_f$			25		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_C = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				-2.4	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				-9.6	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$			1.2	V

<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .<sup>2</sup>Independent of operating temperature.<sup>3</sup>Pulse width limited by maximum junction temperature.

## TYPICAL CHARACTERISTICS







## Ordering & Marking

Information:

Device Name: LB5P06J for SOT-89



## Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L
in.	4.30	1.60	0.40	2.40	0.80	0.40	0.40	1.40	2.80	1.30	3.80	0.30
Typ.												
Max.	4.70	1.80	0.60	2.60	1.40	0.50	0.60	1.60	3.20	1.70	4.60	0.50

## Footprint

