


P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	-60V
$R_{DS(on)} (MAX.)$	15m Ω
I_D	-40A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	I_D	-40	A
	$T_C = 100^\circ\text{C}$		-27	
Pulsed Drain Current ¹		I_{DM}	-100	
Avalanche Current		I_{AS}	-40	
Avalanche Energy	$L = 0.1\text{mH}$, $I_D = -40\text{A}$, $R_G = 25\Omega$	E_{AS}	80	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	40	
Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	50	W
	$T_C = 100^\circ\text{C}$		25	
Operating Junction & Storage Temperature Range		$T_{j, T_{stg}}$	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		2.5	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-60			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-1.0	-2.0	-3.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -48V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -40V, V_{GS} = 0V, T_J = 125\text{ }^{\circ}C$			-25	
On-State Drain Current ¹	$I_{D(ON)}$	$V_{DS} = -5V, V_{GS} = -10V$	-40			A
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = -10V, I_D = -20A$		12	15	m Ω
		$V_{GS} = -4.5V, I_D = -10A$		15	22	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -20A$		36		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -30V, f = 1MHz$		6478		pF
Output Capacitance	C_{oss}			353		
Reverse Transfer Capacitance	C_{rss}			328		
Gate Resistance	R_g	$V_{GS} = 15mV, V_{DS} = 0V, f = 1MHz$		3.5		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = -30V, V_{GS} = -10V,$ $I_D = -20A$		111		nC
Gate-Source Charge ^{1,2}	Q_{gs}			24.7		
Gate-Drain Charge ^{1,2}	Q_{gd}			15.6		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = -10V,$ $I_D = -1A, V_{GS} = -10V, R_{GS} = 6\Omega$		20		nS
Rise Time ^{1,2}	t_r			25		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$			70		
Fall Time ^{1,2}	t_f			30		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _C = 25 °C)						
Continuous Current	I_S				-40	A
Pulsed Current ³	I_{SM}				-100	
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = -20A, dI_F/dt = 100A / \mu S$		50		nS
Reverse Recovery Charge	Q_{rr}			80		nC


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






Ordering & Marking Information:

Device Name: LB20P06D for DPAK (TO-252)




TYPICAL CHARACTERISTICS





Outline Drawing



Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	0.95	0.30	0.40	0.60	0.40	5.30	6.70	2.20	6.40	4.80	9.20	0.89	0.90	0.50	0.00	2.10
Max.	2.50	1.30	0.85	0.94	1.00	0.60	6.20	7.30	3.00	6.70	5.45	10.15	1.70	1.65	1.10	0.30	2.50

Footprint

