



**P-Channel Logic Level Enhancement Mode Field Effect Transistor**

**Product Summary:**

BV <sub>DSS</sub>	-12V
R <sub>DS(on)</sub> (MAX.)	20mΩ
I <sub>D</sub>	-14A



Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±8	V
Continuous Drain Current	T <sub>A</sub> = 25 °C	I <sub>D</sub>	-14	A
	T <sub>A</sub> = 70 °C		-10.5	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	-56	
Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.5	W
	T <sub>A</sub> = 70 °C		1.6	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>		6	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>		50	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>50°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

**ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25 °C, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-12			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-0.4	-0.75	-1.2	
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±8V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -12V, V <sub>GS</sub> = 0V			-1	μA
		V <sub>DS</sub> = -10V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 °C			-10	
On-State Drain Current <sup>1</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = -5V, V <sub>GS</sub> = -4.5V	-14			A
Drain-Source On-State Resistance <sup>1</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -9A		15	20	mΩ
		V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -5A		19	25	
		V <sub>GS</sub> = -1.8V, I <sub>D</sub> = -3A		26	40	
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -5V, I <sub>D</sub> = -9A		22		S
<b>DYNAMIC</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -6V, f = 1MHz		3100		pF
Output Capacitance	C <sub>oss</sub>			460		
Reverse Transfer Capacitance	C <sub>rss</sub>			413		
Total Gate Charge <sup>1,2</sup>	Q <sub>g</sub> (V <sub>GS</sub> =-4.5V)	V <sub>DS</sub> = -6V, V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -9A		25.5		nC
	Q <sub>g</sub> (V <sub>GS</sub> =-2.5V)			15		
Gate-Source Charge <sup>1,2</sup>	Q <sub>gs</sub>			2.2		
Gate-Drain Charge <sup>1,2</sup>	Q <sub>gd</sub>			5.7		
Turn-On Delay Time <sup>1,2</sup>	t <sub>d(on)</sub>		V <sub>DS</sub> = -6V, I <sub>D</sub> = -1A, V <sub>GS</sub> = -4.5V, R <sub>GS</sub> = 6Ω		20	
Rise Time <sup>1,2</sup>	t <sub>r</sub>			50		
Turn-Off Delay Time <sup>1,2</sup>	t <sub>d(off)</sub>			95		
Fall Time <sup>1,2</sup>	t <sub>f</sub>			60		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T<sub>C</sub> = 25 °C)</b>						
Continuous Current	I <sub>S</sub>				-3.5	A
Pulsed Current <sup>3</sup>	I <sub>SM</sub>				-14	
Forward Voltage <sup>1</sup>	V <sub>SD</sub>	I <sub>F</sub> = I <sub>S</sub> , V <sub>GS</sub> = 0V			-1.2	V


<sup>1</sup>Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB20P02B for EDFN 3 x 3




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	E	E1	E2	E3	e	L	L1	θ1
Min.	0.70	0	0.24	0.10	2.95	2.25	3.15	2.95	1.65			0.30		0°
Typ.	0.80		0.30	0.152	3.00	2.35	3.20	3.00	1.75	0.575	0.65	0.40	0.13	10°
Max.	0.90	0.05	0.37	0.25	3.15	2.45	3.40	3.15	1.96			0.50		12°

Recommended minimum pads



**TYPICAL CHARACTERISTICS**

