




N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	20V
$R_{DS(on)} (MAX.)$	18m Ω
I_D	7A



Bottom View



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^{\circ}\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain Current	$T_A = 25\text{ }^{\circ}\text{C}$	I_D	7	A
	$T_A = 100\text{ }^{\circ}\text{C}$		4.5	
Pulsed Drain Current ¹		I_{DM}	28	
Power Dissipation	$T_A = 25\text{ }^{\circ}\text{C}$	P_D	2.08	W
	$T_A = 100\text{ }^{\circ}\text{C}$		0.83	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		12	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient ³	$R_{\theta JA}$		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

³60 $^{\circ}\text{C} / \text{W}$ when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_A = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	20			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	0.45	0.75	1.2	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 12V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16V, V_{GS} = 0V$			1	μA
		$V_{DS} = 16V, V_{GS} = 0V, T_J = 125^\circ C$			10	
On-State Drain Current ¹	$I_{D(ON)}$	$V_{DS} = 5V, V_{GS} = 4.5V$	7			A
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 6A$		18	20	mΩ
		$V_{GS} = 2.5V, I_D = 5A$		28	35	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 6A$		7		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 10V, f = 1MHz$		560		pF
Output Capacitance	C_{oss}			166		
Reverse Transfer Capacitance	C_{rss}			150		
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = 10V, V_{GS} = 4.5V,$ $I_D = 6A$		8.5		nC
Gate-Source Charge ^{1,2}	Q_{gs}			1.5		
Gate-Drain Charge ^{1,2}	Q_{gd}			3.5		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = 10V,$ $I_D = 1A, V_{GS} = 4.5V, R_{GS} = 6\Omega$		12		nS
Rise Time ^{1,2}	t_r			15		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$			30		
Fall Time ^{1,2}	t_f			15		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I_S				7	A
Pulsed Current ³	I_{SM}				28	
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$			1.2	V


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: LB20N02A for EDFN 2 x 2




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	e	F	f	K1	K2	L	K3	K4	K5
Min.	0.70	0.00	0.25		1.9	0.9	0.13	1.9	1.1	0.68				0.306	0.10	0.2	0.10	0.35	0.17
Typ.	0.75	0.02	0.30	0.203	2.0	1.0	0.23	2.0	1.2	0.78	0.65	0.15	45°	0.356	0.15	0.25	0.15	0.40	0.22
Max.	0.80	0.05	0.35		2.1	1.1	0.33	2.1	1.3	0.88				0.406	0.20	0.3	0.20	0.45	0.27

Recommended minimum pads



TYPICAL CHARACTERISTICS

